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Abstract
Visible Light Communication (VLC)-based systems are now applied widely in indoor positioning systems (IPS)
in which VLC-based LED-beacons are assigned with fixed position identifications. In IPS, massive installation
efforts of micro-controllers or programmable oscillators for VLC-LED beacons will be cut down if
VLC-specialized hardwares are applied. Unfortunately, hardware implementations of VLC transmitters and
receivers are not investigated until now; and encoding/decoding of run-length limited (RLL) codes and forward
error correction (FEC) codes are processed purely on firmwares of embedded processors. However, recent works
on soft-decoding of RLL have shown that they are heavy and time-consuming computations. This could be an
obstacle, especially in low-end micro-controllers (MCUs) or system on chips (SoCs). In this paper, we
introduce a couple of hardware implementations of compact VLC transmitter and receiver for the first time.
Compared with related works, our VLC transmitter is non-RLL one, that means flicker mitigation can be
guaranteed even without RLL codes. In particular, we have utilized a centralized bit probability distribution of
a prescrambler and a Polar encoder to create a non-RLL flicker mitigation solution. Moreover, at the receiver,
a 3-bit soft-decision filter is proposed to analyze signals received from real VLC channel to extract
log-likelihood ratio (LLR) values and feed them to the FEC decoder. Therefore, soft-decoding of Polar decoder
can be implemented to improve the bit-error-rate (BER) performance of the VLC system. Finally, we introduce
a novel very large scale integration (VLSI) architecture for the compact VLC transmitter and receiver; and
synthesis our design under FPGA/ASIC synthesis tools. Due to the non-RLL basic, our system has an evidently
good code-rate and a reduced-complexity compared with other RLL-based receiver works. Also, we present
FPGA and ASIC synthesis results of the proposed architecture with evaluations of power consumption, area,
energy-per-bits and so on.
Keywords: VLSI architecture; Non-RLL; Beacon-based; Visible Light Communication; Transmitter; Receiver
1 Introduction
1.1 VLC-beacon-based indoor positioning systems (IPS)
VLC simultaneously provides both illumination and
communication services. Specifically, VLC systems
currently utilize visible light for communication that
occupy the 380nm-750nm spectrum [1, 2]. Some modu-
lation schemes have been introduced for VLC systems,
e.g. Variable Pulse Position Modulation (VPPM), On-
off Keying (OOK), or Orthogonal Frequency Divi-
sion Multiplexing (OFDM) and so on [2, 3]. The
VLC transmitter modulates the digital information
to light signals through a transmit (TX) front-end
and a light-emitting diode (LED). Generally, indoor
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localization applications which show users’ locations
in indoor buildings are getting more attentions from
researchers and industry in recent years [3]. Several
statistics show that human spend almost 80% time of
a day indoor where global positioning systems (GPS)
could not work [4]. Accordingly, indoor localization is
the key to open a wide range of location-based service
(LBS) applications. Indeed, mobile indoor position-
ing in retail is estimated up to $5 billion in 2018 [3].
Current approaches in indoor positioning which are
often based on Wi-Fi, Ultra-wideband (UWB), Radio-
Frequency Identification (RFID), or other RF wireless
techniques [3]. These approaches often meet problems
related to high cost of installation and management; or
can not be used in Radio Frequency (RF) banned areas
such as hospitals, planes or gas stations [3]. VLC-based
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indoor positioning solutions have promising character-
istics such as low cost, high security, high spatial reuse,
low co-channel interference, high-precision and so on
[4, 3]. VLC-based solutions, therefore are considered
widely as suitable candidates for indoor positioning. In
VLC-beacon-based indoor localization systems, unique
ID information are transmitted from VLC-LED bulbs
for purposes such as identifying objects and locations
[5]. Furthermore, beacon-based frames have been in-
troduced in some publications with the sizes of 158-bit
[5], 56-bit [6] or 34 symbols (0.96ms) [7]. We found that
the 158-bit beacon-based frame which is defined by
Standard of Japan Electronics and Information Tech-
nology Industries Association (JEITA) [2, 7] should
be considered because this work is confirmed by an
association. Particularly, the structure of the JEITA’s
beacon-based frame includes three parts: start of frame
(SOF), payload, and the end of frame (EOF). The SOF
includes 6-bit preamble indicating the beginning of the
frame, and another 8-bit defines the frame type. The
payload includes 128-bit ID data. Finally, 16-bit cyclic
redundancy is reserved for error correction [5].
There is one fact that beacon broadcasting of VLC-
based indoor localization systems does not require a
high-speed link. Therefore, throughout this paper, we
consider the OOK modulation because of its simplicity
and easy implementation. Also, we favor in setting a
low frequency for the proposed system to evaluate its
performance.
1.2 Flicker mitigation problem
The brightness and stability of the light are strongly
affected by the distribution of the 1’s and 0’s in the
data frames. RLL coding is indispensable to avoid
LED’s flicker and guarantee the direct current (DC)
balance in visible light communication systems. There-
fore, many DC-balance solutions are introduced to
maintain approximately equal numbers of zero and
one bits in the data frames. As a result, flicker mit-
igation which based on DC-balance techniques is con-
sidered as one of essential concerns in any VLC sys-
tems. Moreover, when the light source is modulated for
data communication, run-length of the data codewords
should be carefully controlled to mitigate the poten-
tial flickers. To avoid flicker, the changes in bright-
ness must be faster than the maximum flickering time
period (MFTP), which is defined by the maximum
time period that light intensity can change without
being perceived by human eyes [8]. In normal cases,
a MFTP which is faster than 5 ms is considered safe
for a non-flicker guarantee. Fig.1 shows an illustrative
example to introduce how run-length and bit proba-
bility distribution affect to the flicker of VLC systems
in case of light is modulated by OOK method. When
data is modulated by Manchester coding, the maxi-
mum run-length is limited to 2 while the ratio of bit-0
and bit-1 are always equal in all cases. On the contrary,
bit-distribution and run-length of non-RLL cases are
arbitrary. Therefore, non-RLL approaches potentially
cause flickers which could be recognized at the LED
bulbs. As a result, whenever the non-RLL scheme is
considered for VLC systems, the run-length and cen-
tralized bit probability distribution should be carefully
investigated. Also, the lowest transmit frequency that
can guarantees flicker mitigation should be considered
in such non-RLL OOK VLC systems.
1.3 Why the hardware implementation of VLC
transmitter and receiver is important?
Fig.2 shows an example of a typical VLC-based in-
door localization system in which VLC transmitter’s
function blocks are mainly processed by a firmware
program on a trivial micro-controller; while the VLC
receiver and positioning algorithm are executed on a
firmware program of a user’s portable device [6]. Fur-
thermore, an optional part of the VLC transmit (TX)
package is the wireless programmer which helps con-
figure the firmware on the low-end micro-controller re-
motely. It can be found that when VLC-based indoor
positioning system is applied inside a large building, in
which hundreds or thousands of VLC-LED bulbs re-
quired. In this case, the implementation cost increase
linearly because each micro-controller is dedicated for
only one VLC-LED anchor [6], or several LEDs [9].
Moreover, each VLC-beacon package takes more space
to integrate the programing circuits. On the other
hand, if we assume that only one micro-controller is
employed to control many VLC-LED beacons and long
wires are used for routing to LED bulbs through VLC
TX front-ends. As a result, encoding of FEC and RLL
codes is processed sequentially on MCU’s firmware be-
fore encoded data is feed to numerous of VLC TX
beacons. Although, FEC encoding or RLL encoding
are not time-consuming tasks. However, to due with a
large number of VLC transmitters, this scenario some-
times limits the smooth operation of the VLC-based
beacon system in which its time constraints and flicker
mitigation must be guaranteed. Moreover, due to the
limited capability of the low-end micro-controller, only
a few VLC-based beacons are well managed by one
micro-controller. Hence, this restricts the scalability
of the VLC-based indoor localization systems.
On the contrary, VLC receiver’s function blocks
which include decoding of RLL and FEC codes are
purely processed on user’s portable device. However,
some soft-decoding algorithms of RLL and FEC have
been proposed recently in VLC systems[10, 11, 12, 13].
These solutions help improve the performance of the
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Figure 2 An example of a VLC-based indoor positioning system
VLC receiver; however, they are potentially time-
consuming tasks with many complex mathematic com-
putations. Besides, fastidious users always expect real-
time responses or for their indoor positioning applica-
tion. Therefore, VLC soft-decoding receivers or local-
ization algorithms need to be optimized or
Regarding with reasons mentioned above, we have
proposed two dedicated hardware implementations of
VLC transmitter and receiver. The overview of our
proposal is briefly presented in Fig.3. In particular,
we have utilized the parallel processing capability of
the FPGA to implement VLC transmitters inside an
FPGA which connects to many TX front-ends in the
LED-beacon network. Specifically, one VLC transmit-
ter hardware executes tasks, for instance, modulation
with coding, random multiple access or inter-frame
flicker mitigation [6]. Accordingly, ID information of
each VLC-LED bulb is processed directly at each
VLC transmitter right after the center MCU pushes
coarse bits to GPIO ports. Therefore, only one micro-
controller is required to monitor all the IDs issued for
all LED bulbs. At the user device, the dedicated VLC
receiver ASIC is expected to enhance the processing
time of soft-decoding of FEC or RLL codes, which
contains heavy mathematic computations e.g. multi-
plication, exponential, logarithm functions and so on
[13, 11]. Hence, VLC-based indoor localization systems
can be operated smoothly without recognizable de-
lays. In this paper, we introduce a couple of hardware
implementations with VLSI architectures of the pro-
posed compact VLC transmitter/receiver; in which es-
sential problems related to flicker mitigation and soft-
decoding of RLL and FEC are clearly discussed.
2 Related works
Table 1 summarizes proposals related to FEC and
flicker mitigation for VLC. The conventional solution
is defined in the IEEE 802.15.7 standard, which em-
ploys Reed-Solomon (RS) codes, Convolutional Codes
(CC) and RLL codes with hard-decoding of RLL codes
(hard-RLL) [14]. However, hard-RLL methods of inner
RLL codes limit to hard-decoding of outer FEC codes
[14, 15, 16]; consequently, the error-correction perfor-
mance of the entire VLC system is restricted. Recently,
soft-decoding RLL (soft-RLL) solutions have been pro-
posed in [10, 11, 12, 13]. These techniques permit soft-
decoding FEC algorithms to be applied to improve the
bit-error-rate (BER) performance of the VLC system,
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but they also require heavy computational efforts, with
many additions and multiplications.
Zunaira et al. have proposed replacing the classic
RLL codes with a recursive Unity-Rate Code (URC)
or an Unary-Code as the inner code, and a 17-subcode
IRregular Convolutional Code (IRCC) is selected for
the outer code [17, 18]. Although these methods can
achieve different dimming levels with good BER per-
formances; however, the system latency is increased
with the iterative-decoding schemes. In addition, the
reported codeword length is rarely long, which ranges
from 1000 to 5000 bits, reduces the compatibility of
this proposal to VLC-based beacon systems [5, 6] in
which beacon-based frame sizes are always small. As
an alternative approach, Kim et al. have proposed a
coding scheme based on modified Reed-Muller (RM)
codes [16]. Although this method can guarantee DC
balance at exactly 50%, it has the inherent drawbacks
of a deducted code rate and an inferior error-correction
performance compared with turbo codes, low-density
parity-check (LDPC) codes or polar codes. In addition,
Lee and Kwon have proposed the use of puncturing
and pseudo-noise sequence scrambling with compensa-
tion symbols (CS) [19]. This proposal can achieve very
good BER performance; however, puncturing with CSs
will lead to redundant bits in the messages, thereby
reducing the transmission efficiency. Another coding
scheme based on the fountain code, which has greatly
improved the transmission efficiency, is mentioned in
[20]. However, this scheme requires feedback informa-
tion and thus is not suitable for broadcasting scenar-
ios in VLC-based beacon systems. Xuanxuan Lu et al.
have reported a new class of enhanced Miller codes,
termed eMiller codes which is a class of RLL codes
known for high-bandwidth efficiency [21]. Besides, she
also proposed an improved version of Viterbi algo-
rithm, termed mnVA to further enhance the perfor-
mance of her proposed eMiller code. It can be seen
from her simulation results that eMiller helps improve
the performance of the whole VLC system; and this
code seems to be a promising candidate for VLC ap-
plications. However, we have found two main draw-
backs of this approach are the unoptimized code-rate
= 1/2 of the eMiller code (Table 2), and an increasing
in computational complexity.
Table 1 Overview of FEC algorithms and flicker mitigation
solutions for VLC
FEC solution Flicker mitigation
RS, CC [14] Hard-RLL
Multi-RS hard-decoding [15] Hard-RLL
LDPC [22] Hard-RLL
RS soft-decoding [10, 11] Soft-RLL
Polar code [12, 13] Soft-RLL
Irregular CC [17] Unity-Rate Code
Irregular CC [18] Unary-Rate Code
Reed-Muller [16] Modified original code
Turbo code [19] Puncture + Scrambling
Fountain code [20] Scrambling
Convolutional code, Viterbi [21] Enhanced Miller code
Polar code (N=2048) [8] Flicker-free
Proposed method (K=158, N=256 ) Flicker-free
(JEITA’s beacon frame size)
Advantages of Polar code are exploited deeply to-
gether with soft-decoding of RLL codes have been in-
troduced at [12, 13]. According to these publications,
Manchester and 4B6B codes are used as RLL solutions
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for the VLC system. As a result, their BER perfor-
mances have been improved remarkably with a flex-
ibility of Polar code’s code-rate. However, we found
that the code-rate = 1/2 of Manchester code, or code-
rate = 0.67 of 4B6B (summarized at the Table 2)
are also not the best optimization solution for chan-
nel efficiency enhancement, if compared with non-RLL
approaches. Fanget al. have recently proposed a non-
RLL polar-code-based solution for dimmable VLC sys-
tems [8]. This approach has shown promising results in
weight distribution and run-length distribution. More-
over, this solution also shows an improved transmission
efficiency while achieving a high coding gain compared
with RS and LDPC codes. We have found that this
solution can overcome most of the drawbacks of the
related works mentioned until now. Specifically, it of-
fers the non-iterative decoding with a low-complexity.
Also, it has a flexible code-rate, and a high BER per-
formance without requiring any feedback information.
However, we found that the biggest obstacle of this
proposal is the equal probabilities of short runs of 1’s
and 0’s can only be achieved with a long codeword
length; as chosen to be N=2048. Indeed, long data
frames rarely be applied in low-throughput VLC sys-
tems, for instances, VLC-based beacon ones [5, 6]. It
can be found that the non-RLL solution based only
on a polar encoder [8] might not be applicable in such
VLC-based beacon systems because DC balance is not
guaranteed for short data frames.
In the later parts of this paper, we point out the un-
solved problems of non-RLL flicker mitigation in VLC-
based beacon systems. Additionally, as mentioned in
Section 1.3, we introduce a couple of non-RLL beacon-
based VLC transmitter and receiver and their VLSI
architectures for the first time. In summary, our con-
tributions include:
1 First discussion on the importance of FPGA and
ASIC implementations of VLC transmitters and
receivers in VLC-based beacon systems (Section
1.3)
2 A non-RLL flicker mitigation method based on a
prescrambled Polar encoder (Section 3).
3 Two proposed hardware architectures of beacon-
based VLC transmitter and receiver (Section 4).
4 A 3-bit soft-decision filter which can support soft-
decoding of FEC decoders in real prototypes of
VLC receivers (Section 4.2.1).
3 Flicker mitigation based on a non-RLL
prescrambled Polar encoder
It follows from the Section 2, due to the small size of
beacon-based data frames, a non-RLL DC-balance so-
lution which dedicated for the VLC-based beacon sys-
tems seems still to be an unsolved problem. In this sec-
tion, we introduce a non-RLL flicker mitigation solu-
tion which is designed for VLC-based beacon systems.
Particularly, our flicker mitigation solution is the com-
bination of a simple pre-scrambler placed at the outer
code, with a (256;158) polar encoder placed at a inner
code’s position. Fig. 4 briefly introduces our proposal
in style of block diagram.
Table 2 summarizes a code-rate comparison of RLL
and non-RLL solutions. It can be noticed that non-
RLL solutions keep the system rate unchanged while
removing the heaviness of RLL encode/decode blocks.
Furthermore, FEC decoders also inherit from the re-
moving RLL codes because soft-decoding of them can
be implemented without difficulties in achieving LLR
values. However, DC-balance and run-length should be
controlled strictly in such non-RLL VLC systems.
Table 2 Code-rate comparison of non-RLL and RLL solutions
Code Code-rate
Manchester 1/2
FM0/FM1 1/2
Conventional Miller 1/2
eMiller [15] 1/2
4B6B 0.67
8B10B 0.8
non-RLL (our work) 1 (No changed)
In a digital transmission system, a data scrambler
plays an important role because it causes energy to be
spread more uniformly. At the transmitter, a pseudo-
random cipher sequence is modulo-2 added to the data
sequence to produce a scrambled data sequence.
Describe the generating polynomial P(x) as:
P (x) =
N∑
q=0
cq.x
q (1)
where c0 = 1 and is equal 0 or 1 for other indexes.
We have found that the output bit probability distri-
butions of pre-scramblers in different generating poly-
nomials seem to differ slightly. Therefore, we propose
a simple generating polynomial presented in (2) to re-
duce the number of shift registers required for a pre-
scrambler.
P (x) = x4 + x3 + 1 (2)
Meanwhile, polar codes can be classified into two
types: non-systematic and systematic codes. Typically,
a polar code is specified by a triple consisting of three
parameters: (N, K, I), where N is the codeword length,
K is the message length, and I is the set of informa-
tion bit indices. Let d be a vector of N bits, including
information bits. The generator matrix is defined as
G = (F⊗n)I . Then, given a scrambled message u of K
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Figure 4 Block diagram of the proposed VLC transmitter/receiver hardware architecture
bits in length, a codeword x is generated as given in
(3).
x = u.G = d.F⊗n (3)
A Polar encoder is formed of many layers of XOR
gates, with a complexity of N2 log2N XORs. There
is one fact that systematic polar codes were intro-
duced to achieve better error-correction performances
compared with non-systematic codes [23]. However,
due to the information bits transparently appear as
a part of the codeword, we have found that the out-
put bit-probability distribution of a systematic Polar
encoder (SPE) is not well centralized. On the other
hand, the output bit probability distribution of an non-
systematic Polar encoder (NSPE) naturally becomes
centralized approximately 50% 1’s and 50% 0’s when
the codeword length is long enough [8].
In summary, we have selected the Polar code as
the main FEC scheme for our VLC-based transmit-
ter/receiver due to several reasons:
1 The encoder’s output bit probability distribution
is naturally centralized when long codewords are
applied in the system.
2 Unusual code rates are supported. Specifically, a
(256;158) polar code, which has a code rate of
0.617, is suitable for a beacon-based frame size of
K=158.
3 High error-correction performance can be achieved
with a low hardware complexity [24].
4 The inherently short run lengths of a polar en-
coder can be useful in mitigating the lighting
flicker [8].
A pre-scrambler can help to ensure the fast conver-
gence of the output probability distribution of an in-
ner (256;158) Polar encoder. As a result, DC balance
in a VLC-based beacon system can be guaranteed by
the proposed transmitter depicted in Fig.5.
4 Hardware architecture of the proposed
VLC transmitter and receiver
4.1 Hardware architecture of the VLC transmitter
Block diagram of the proposed VLC transmitter is
shown in Fig.5. As mentioned in Section 2, it seems
that Polar code is an optimal candidate for a FEC
solution in VLC receiver [8, 13]. In Section 3, we
have also introduced a pre-scrambled Polar encoder
as a non-RLL flicker mitigation in case of beacon-
sized codewords which defined by JEITA are applied
in the VLC-based beacon systems. In fact, the IEEE
802.15.7 standard has stated that Reed-Solomon (RS)
and convolutional codes are preferred over low den-
sity parity check (LDPC) codes in order to support
short data frames, hard-decoding with low complex-
ity [14]. We found that flexible code-rates of the Polar
code can support any sizes of data frames [23]. Also,
its soft-decision decoding can improve the reliability
of the VLC systems compared with RS and convo-
lutional codes. Moreover, the inherent low-complexity
characteristic of Polar code’s encoding and Successive-
Cancellation (SC) decoding is suitable for being ap-
plied in VLC receivers.
In the proposed VLC transmitter described in Fig.4
Fig.5. Firstly, 128-bit ID information data is wrapped
by a frame encapsulation procedure to form a 158-
bit beacon-based frame [5]. Next, the 158-bit frame is
scrambled by a pre-scrambler. Due to a simple gener-
ating polynomial (2) is applied, only four registers and
one XOR gate are required to create a pre-scrambler.
The frozen bit inserter plays a role of inserting N −K
frozen bit indices into different positions of a 256-bit
frame. In particular, in case JEITA’s 158-bit beacon-
based frame is applied, 98 frozen-bits are inserted at
positions defined at the Polar code construction stage.
After frozen bits are inserted, the pre-scrambled 256-
bit frame is encoded by a Polar encoder (256;158) to
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Figure 5 The hardware architecture of our non-RLL VLC transmitter
create a bit stream in which the DC-balance can be
guaranteed even without any RLL codes. Regarding
with the Polar encoder, we have implemented a re-
cursive combinational architecture for the Polar en-
coder, in which 2N -code-length encoders are created
byN/2 XOR gates and two 2N−1-code-length encoders
Fig.5. Due to the block encoding characteristic of Po-
lar encoder, the Serial-to-Parallel (S2P) block is imple-
mented to prepare the pre-scrambled serial bit-stream
to a 256-bit register. This register is the input register
of Polar encoder. Also, Parallel-to-Serial (P2S) block
converts parallel Polar encoded bits to serial bit stream
before being modulated by the OOK block. Finally,
the VLC TX front-end converts the OOK-modulated
signals to light signals and broadcast them to the air.
Specifically, we have also assembled a VLC TX front-
end that successfully transmit information through a
normal 5V LED with a transmit frequency up to 2.5
Mhz.
4.2 Hardware architecture of the VLC receiver
4.2.1 3-bit Soft-Decision Filter
Fig.6 shows our FPGA-based VLC demonstration
system in which distorted signals are received at the
VLC RX front-end, then it is displayed on the oscillo-
scope. Specifically, we have found that distortions ap-
pear in two experimental scenarios. Firstly, when the
transmit frequency is higher than the maximum fre-
quency that RX front-end can receive. Secondly, when
the distance between TX LED and RX front-end in-
creases in space. Also, distortions of the received sig-
nals also appear with shrunken peak-to-peak voltages
(Vpp). Distorted received signals are usually the cases
cause reliability of the VLC system deducted because
hard-decoding of RLL and FEC are often the default
selections in most VLC receivers [14]. In this paper,
we introduce a 3-bit soft-decision filter which is imple-
mented at VLC receiver to support soft-decoding of
RLL and FEC decoders in real VLC receiver proto-
types.
Specifically, in the case of VLC AWGN channel, a
sequence of the LLR values which is necessary for soft-
decoding of FEC decoder, are expressed by Eq.4.
LLR(yi) = ln
P (xi = 0|yi)
P (xi = 1|yi) (4)
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where yi is the received sample and the conditional
probability is generally calculated as Eq.5.
P (xi|yi = ∆) = 1√
2piσ2∆
e
− (yi−µ∆)2
2σ2
∆ (5)
where µ∆ and σ∆ are the mean value and stan-
dard deviation for ∆ = 0, 1. However, when making
real prototype of soft-decoding VLC receiver, we found
that it is unfeasible in estimating the LLRs using such
Eq.(4) and Eq.(5) due to µ∆ and σ∆ can not be es-
timated in real optical wireless channels. Therefore,
in this paper, we propose applying a soft-decision fil-
ter which is first introduced in optical communication
systems for our VLC receiver prototype [25].
Fig.7 shows the proposed hardware architecture of 3-
bit decision filter that we have implemented. Firstly, an
analog-to-digital converter (ADC) converts analog sig-
nals received from the RX front-end to digital signals.
The 3-bit soft-decision filter analyses these digital sig-
nals and calculate LLR values to feed to soft-decoding
Polar decoder. The soft-decision filter includes 2N−1
decision thresholds to compare with the incoming re-
ceived signal, where N is the number of quantization
bits. Previous research on soft-decision filter in opti-
cal communication systems has shown that 3-bit soft
decision was the optimum solution [25]. In the case
of N=3 for 3-bit soft decision, we established seven
threshold voltages from Vt+3 to Vt−3 which are calcu-
lated from equations given in Eq.6. We have defined
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Figure 8 The hardware architecture of our non-RLL VLC receiver
a mapping table with output LLR values are carefully
chosen from training simulation results on MATLAB.
Table 3 shows ranges of comparison and their out-
put LLR values. The sequence of 9-bit LLR results of
mapping lookup-table are buffered and quantized by a
block named Transformer, before passing them to the
Polar decoder.
Vt =
Vpeak+ + Vpeak−
2
Vt−1 = Vt − Vpeak+ − Vt
4
Vt−2 = Vt − 2Vpeak+ − Vt
4
Vt−3 = Vt − 3Vpeak+ − Vt
4
Vt+1 = Vt +
Vpeak+ − Vt
4
Vt+2 = Vt + 2
Vpeak+ − Vt
4
Vt+3 = Vt + 3
Vpeak+ − Vt
4
(6)
Table 3 The mapping table of 3-bit soft-decision filter
Comparator Range Output LLR values
0 [Vpeak+ ; Vt+3] 1.2017
1 [Vt+3 ; Vt+2] 0.3630
2 [Vt+2 ; Vt+1] 0.2185
3 [Vt+1 ; Vt] 0.0656
4 [Vt ; Vt−1] -0.0702
5 [Vt−1 ; Vt−2] -0.2116
6 [Vt−2 ; Vt−3] -0.3547
7 [Vt−3 ; Vpeak−] -1.1943
4.2.2 Successive cancellation (SC) Polar decoder and
descrambler
Fig.8 shows the proposed hardware architecture of our
non-RLL VLC receiver. Firstly, as explained in Sec-
tion 4.2.1, the proposed 3-bit soft-decision filter en-
ables applying a soft-decoding Polar decoder at the
VLC receiver to increase the reliability of the sys-
tem. Indeed, the soft-decision filter passes 256 LLR
values to the parallel inputs of the SC polar decoder.
Compared with conventional architectures of the Po-
lar decoder, our implemented polar decoder (256;158)
has three unusual features. Firstly, 8 layers of process-
ing elements (PEs) are purely processed by the com-
binational logic, because we have removed all inter-
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mediate registers to reduce the decoding latency. Sec-
ondly, the last stage’s PE is modified to output two
decoded information bits every each clock cycle. These
two modified points have been presented in our previ-
ous work [24]. Thirdly, we have implemented a partial
sums generator (PSG) based on Polar encoders with
various code-length sizes, and integrate the PSG into
the scheduling control block of the SC Polar decoder.
The decoded data is converted to serial form and is
descrambled by a descrambler. Finally, the frame de-
capsulation block removes the SOF and EOF fields to
extract the ID data.
5 Results and discussion
5.1 Flicker mitigation results
In the previous non-RLL solution work based only on
a polar encoder [8], the authors have demonstrated
the fluctuation of the code weight distribution around
the 50% dimming level. Specifically, in the case of a
polar encoder with 2048-bit codewords, the percentage
of one bits was reported to fluctuate in the range of
(42.1875%, 57.8125%).
However, we have found that this fluctuation range
can only be achieved when the proportions of 1’s and
0’s in the input data (before the FEC encoder) are
both equal to approximately 50%. Unfortunately, the
bit ratio of the input data is unknown beforehand be-
cause of the randomness of these data, and this in-
put bit ratio greatly affects the output bit ratio of the
FEC encoder. In this paper, we evaluate our proposed
method using a worst-case input bit ratio correspond-
ing to 10% zero bits and 90% one bits. A simulation
was performed using 10,000 158-bit data frames. If the
minimum and maximum bit ratios are included, the
real fluctuation range of the output bit probability dis-
tribution of a polar encoder with 2048-bit codewords is
(41.25%, 61.25%). From the experimental results pre-
sented in Fig.9, we can also see that the bit distribution
of an NSPE shows a little bit more centralized than
that of a SPE regardless of whether pre-scrambling is
applied. Especially when a pre-scrambler is not used,
the probability distribution of the SPE tends toward
85% one bits because it is greatly affected by the input
bit probability distribution. Fig.9 shows the impact of
a pre-scrambler on the output bit probability distribu-
tion of the NSPE and SPE. Notably, DC balance is not
guaranteed in the case of a (256;158) polar code if a
pre-scrambler is not applied because the encoder’s out-
put bit probability distribution is spread over a large
range of percentages (32.5%, 85%). However, when a
pre-scrambler is used, the output fluctuation range of
the pre-scrambled (256;158) polar encoder is (41.25%,
63.75%), whereas the fluctuation ranges of polar en-
coders with codeword lengths of 2048 and 1024 are
(41.25%, 61.25%) and (38.75%, 67.5%), respectively,
which is shown in Fig.10. Thus, pre-scrambling causes
the output bit probability distribution of a (256;158)
NSPE to be approximately equal to those of (1024;512)
and (2048;1024) encoders.
The bit-probability distribution results presented in
Fig.9 and Fig.10 demonstrate that a pre-scrambler
combined with a Polar encoder is useful for ensuring
faster convergence to a centralized output bit probabil-
ity distribution. Accordingly, DC balance can be guar-
anteed in VLC-based beacon systems with a short data
frame length of 158 bits. Compared with the non-RLL
DC-balance solution based only on a polar encoder
with 2048-bit codewords presented in [8], the proposed
method can achieve the same output bit probability
distribution with a codeword length that is shorter by
a factor of 8.
Evaluating the flicker mitigation also requires a con-
sideration on run-length of all packets. In the MAT-
LAB simulation model, we have sent 10000 frames
with the percentage of bit-0 in each 158-bit data frame
changes from 0% to 100%. The results have been pre-
sented in graphs at Fig.11 and Fig.12. Accordingly,
the maximum run-lengths are reduced remarkably in
case of pre-scrambled technique is applied for Polar
encoders. Specifically, the maximum run-length reduc-
tion gain that NSPE can achieve is 1.9; while an even
better effect that SPE has achieved, is the gain of 4.08
when 90% of bit-0 appears in a data frame. About the
relationship between maximum run-length and mini-
mum flicker mitigation frequency, we introduce a sim-
ple equation (Eq.(7)) that may be useful to estimate
the minimum transmit frequency. Specifically, FminFM
is the minimum frequency that flicker mitigation is
guaranteed; maxRL is the maximum run-length and
MFTP is stated around 5 ms [8]. Hence, the minimum
frequency that the flicker mitigation in our proposed
system is guaranteed is 2.5 Khz, which is still much
smaller than the minimum frequency defined in [14].
FminFM =
1
MFTP . maxRL
(7)
5.2 Hardware implementation results
Table 4 FPGA synthesys results of our VLC transmitter and
receiver
Transmitter Receiver
Device Cyclone IV Cyclone IV
Model 1200mV 0C 1200mV 0C
Fmax 382.85 Mhz 29.31 Mhz
LE/LUT 1896/114480 (1.65%) 12134/114480 (10.6%)
Registers 1879 3109
Memory bits 0 1152
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Figure 9 Output bit probability distributions of non-scrambled/ pre-scrambled NSPE and SPE
Figure 10 Output bit probability distributions of pre-scrambled and non-scrambled NSPEs with long and short codeword lengths
Table 5 Resource summary of our VLC transmitter and its
function blocks
Instance Logic Cells Register LUT/Reg.LCs
Polar encoder 1437 (160) 1292 (158) 712(75)
Frozen Inserter 158 (158) 158 (158) 712 (149)
Parallel to Serial 259 (259) 258 (258) 193 (193)
Prescrambler 5 (5) 4(4) 5(5)
Serial to Parallel 178 (178) 167 (167) 168 (168)
Total 1896 (0) 1879 (0) 946 (0)
The block diagram of the proposed architectures
of the VLC transmiter and receiver are presented in
Fig.4, Fig.5, Fig.6. The proposed hardware architec-
ture is described by Verilog HDL language before it is
synthesized by Quartus II software. The selected tar-
geted device is Cyclone IV EP4CE115F29C7 FPGA.
FPGA synthesis results of our VLC transmitter and
receiver are given in Table 4. It can be seen that
the consumed resource of the receiver is much more
than the transmitter one. The consumed LE/LUT of
our transmitter takes only 1.65% of the Cyclone IV
FPGA. This result implies that there are around 60
VLC transmitters can be implemented on the same
FPGA. Regarding to this result, we expect that multi-
VLC-transmitters could be implemented on one FPGA
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Figure 12 Run-length reduction performance of the pre-scrambled SPE
Table 6 Resource summary of our VLC receiver and its function blocks
Instance Logic Cells Register Mem. bit LUT/Reg.LCs
Soft-dec. Filter 1341 (1341) 1301 (1301) 1152 1300 (1300)
Polar Decoder 10519 (3192) 1545 (1537) 0 2748 (1522)
Parallel to Serial 267 (267) 258 (258) 0 249 (249)
Descrambler 7 (7) 5 (5) 0 5(5)
Total 12134 (0) 3109 (0) 1152 4302 (0)
to reduce the cost and enhance the performance of the
VLC system (Section 1.3).
Table 5,6 summarize the logic resource that com-
ponents of our transmitter and receiver have con-
sumed. At the transmitter, the Polar encoder is the
biggest block which takes around 76% of the whole
VLC transmitter. On the other hand, the prescrambler
only takes less than 1% resource of the whole trans-
mitter but it provides an effective solution in central-
izing bit-probability distribution (Section 5.1). At the
receiver, the Polar decoder block is the most heavy
one. Specifically, it takes more than 85% resource of
our receiver. Whereas, the soft-decision filter occupies
around 11%, and the descrambler only takes an un-
noticeable amount of logic cells. The maximum fre-
quency of the VLC transmitter can be up to more
than 382 Mhz because the polar encoder is created
mostly from modulo-2 computations which are simple
elements. On the contrary, the receiver’s maximum fre-
quency is reported at 29.31 Mhz. The reason for this
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relatively low frequency is as we mentioned in Section
4.2.2; due to the nature of VLC-based beacon systems,
high-throughput is not a high-priority criteria in VLSI
architecture design. Therefore, we have implemented a
architecture based on combinational logic for the net-
work of PEs; hence, this causes an increase in delay of
PEs-network and a deduction of frequency. Moreover,
the synthesis results of consumed LEs/LUTs of trans-
mitter and receiver are strongly affected by the code-
length of Polar encoder/decoder. Specifically, We have
noticed that the amount of consumed LEs/LUTs al-
most duplicate when the code-length increase 2 times.
Table 7 introduces some ASIC synthesis results of our
VLC transmitter and receiver. Specifically, we have
utilized the Synopsys’ Design Compiler RTL synthe-
sis tool in which the VDEC’s Rohm technology li-
brary 180nm is selected. Besides results of power con-
sumption and area are reported, we also evaluate the
throughput, energy-per-bit and hardware efficiency of
implemented transmitter/receiver based on equations
given in this paper’s appendix (8, 9, 10) [26].
Table 7 ASIC synthesis results of our VLC transmitter and
receiver
Transmitter Receiver
Technology [nm] 180 180
Voltage [V ] 1.8 1.8
Area [µm2] 48761.39 573724.56
Frequency [Mhz] 25 25
Power [mW ] 1.3137 3.5022
Throughput [Mb/s] 15.38 16.58
Energy-per-bit [pJ/b] 85.42 211.2
Hardware Efficiency [Mb/s/mm2] 315.41 28.75
Latency [clocks] 160 386
5.3 Bit error rate (BER) and frame error rate (FER)
performances
Fig.13 shows the BER performances of our pro-
posed VLC system in which both systematic and non-
systematic Polar codes are applied to evaluate the
BER performances. We have selected some typical
joint FEC-RLL and non-RLL FEC solutions for com-
parison. It can be seen that the BER performances
of our proposed system outperform current related
works. Specifically, Fig.13 shows that at a code-rate
= 0.62, our non-RLL Polar-code-based system outper-
forms RS-code-based ones at code-rates 0.49 (11/15 *
4/6), 0.31 (7/15 * 4/6) and 0.13 (15/3 * 4/6) which
are mentioned in [10, 13]. Also, in Fig.13, we also put
BER performances of other related works mentioned
in [13, 15, 21, 22] into the same graph with our BER
performance lines. It can also be noticed that, our pre-
scrambled non-RLL Polar code-based solutions have
preeminent BER performances although their humble
code-rates compared with the related works. Further-
more, an evaluation of frame error rate (FER) has been
presented in Fig.14 in which our non-RLL solutions
also surpass related works introduced in [10, 13]. How-
ever, although systematic Polar decoder always shows
a better BER performance than the non-systematic
decoder does; the FER performance of these two de-
coders are always equal in all cases. Actually, this is
not a strange discovery cause it has been mention in
previous systematic Polar decoder work [27].
6 Conclusions
We have introduced a non-RLL flicker mitigation so-
lution which consists of a pre-scrambler based on a
simple generating polynomial combined with a Polar
encoder. The proposed method has a centralized bit
probability distribution with the distribution range is
determined in (43.75% - 63.75%). Moreover, the max-
imum run-length is reduced up to 4.08 times when
pre-scrambler is applied with a SPE; and up to 1.9
times when it is applied with a NSPE. Therefore, DC-
balance can be maintained even with the short data
frames used in VLC-based beacon systems. Moreover,
the non-RLL nature of the proposal reduces the com-
plexity of both VLC transmitter/receiver with great
improvements on information code-rate. Besides, we
have introduced a soft-decision filter which can help
the soft-decoding of polar code is implemented in
real VLC receiver prototypes to enhance the error-
correction performance. As a result, BER and FER
performances of the proposed system have outper-
formed current approaches while remaining a good
code-rate (0.62). In addition, we have introduced a
couple of hardware architectures for the proposed non-
RLL VLC transmitter and receiver which their FPGA
and ASIC synthesis results are given in details.
Appendix A
Thoughput [b/s] =
N [b]
DN [sec]
(8)
Energy-per-bit [J/b] =
Power [W]
Thoughput [b/s]
(9)
Hardware Efficiency [b/s/m2] =
Thoughput [b/s]
Area [m2]
(10)
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Figure 13 BER performances of the proposed VLC system with some comparisons in real VLC-AWGN channel
Figure 14 FER performances of the proposed VLC system and some related works in real VLC-AWGN channel
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